


STP10NK80Z - STP10NK80ZFP STW10NK80Z

N-CHANNEL 800V - 0.78Ω - 9A TO-220/TO-220FP/TO-247
Zener-Protected SuperMESH™Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	Pw
STP10NK80Z	800 V	< 0.90 Ω	9 A	160 W
STP10NK80ZFP	800 V	< 0.90 Ω	9 A	40 W
STW10NK80Z	800 V	< 0.90 Ω	9 A	160 W

- TYPICAL $R_{DS}(on) = 0.78 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES
- DC-AC CONVERTERS FOR WELDING, UPS AND MOTOR DRIVE



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP10NK80Z	P10NK80Z	TO-220	TUBE
STP10NK80ZFP	P10NK80ZFP	TO-220FP	TUBE
STW10NK80Z	W10NK80Z	TO-247	TUBE

February 2003 1/11

STP10NK80Z - STP10NK80ZFP - STW10NK80Z

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			
		STP10NK80Z	STP10NK80ZFP	STW10NK80Z	
V _{DS}	Drain-source Voltage (V _{GS} = 0)		800		V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)		800		V
V _{GS}	Gate- source Voltage		± 30		V
I _D	Drain Current (continuous) at T _C = 25°C	9	9 (*)	9	Α
I _D	Drain Current (continuous) at T _C = 100°C	6	6 (*)	6	Α
I _{DM} (•)	Drain Current (pulsed)	36	36 (*)	36	Α
P _{TOT}	Total Dissipation at T _C = 25°C	160	40	160	W
	Derating Factor	1.28	0.32	1.28	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)		4		KV
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns	
V _{ISO}	Insulation Withstand Voltage (DC)	- 2500 -		V	
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150 -55 to 150			°C °C

^(•) Pulse width limited by safe operating area

THERMAL DATA

		TO-220 TO-220FP		TO-247	
Rthj-case	Thermal Resistance Junction-case Max	0.78	3.1	0.78	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5		50	°C/W
Tı	Maximum Lead Temperature For Soldering Purpose	300			°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	9	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	290	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			٧

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

⁽¹⁾ $I_{SD} \le 9A$, di/dt $\le 200A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$. (*) Limited only by maximum temperature allowed

ELECTRICAL CHARACTERISTICS (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Parameter Test Conditions		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	800			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 100\mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 4.5 A		0.78	0.9	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 4.5 A		9.6		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		2180 205 38		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 640V		105		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$V_{DD} = 400 \text{ V}, I_D = 4.5 \text{ A}$ $R_G = 4.7\Omega \text{ V}_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		30 20		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 640V, I_D = 9 A,$ $V_{GS} = 10V$		72 12.5 37	101	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$V_{DD} = 400 \text{ V}, I_D = 4.5 \text{ A}$ $R_G = 4.7\Omega \text{ V}_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		65 17		ns ns
$t_{r(Voff)} \ t_{f} \ t_{c}$	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 640 \text{V}, I_D = 9 \text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10 \text{V}$ (Inductive Load see, Figure 5)		13 10 25		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter Test Conditions		Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				9 36	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 9 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 9 A, di/dt = 100A/ μ s V_{DD} = 45V, T_j = 150°C (see test circuit, Figure 5)		645 6.4 20		ns μC A


Note: 1. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.

^{1.} I dised. I dise duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area For TO-220




Safe Operating Area For TO-220FP




Safe Operating Area For TO-247




Thermal Impedance For TO-220



Thermal Impedance For TO-220FP




Thermal Impedance For TO-247




4/11 **Δy**


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.




Source-drain Diode Forward Characteristics



Maximum Avalanche Energy vs Temperature



Normalized On Resistance vs Temperature



Normalized BVDSS vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




TO-220 MECHANICAL DATA

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151




TO-220FP MECHANICAL DATA

DIM.	mm.			inch			
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
Α	4.4		4.6	0.173		0.181	
В	2.5		2.7	0.098		0.106	
D	2.5		2.75	0.098		0.108	
Е	0.45		0.7	0.017		0.027	
F	0.75		1	0.030		0.039	
F1	1.15		1.5	0.045		0.067	
F2	1.15		1.5	0.045		0.067	
G	4.95		5.2	0.195		0.204	
G1	2.4		2.7	0.094		0.106	
Н	10		10.4	0.393		0.409	
L2		16			0.630		
L3	28.6		30.6	1.126		1.204	
L4	9.8		10.6	.0385		0.417	
L5	2.9		3.6	0.114		0.141	
L6	15.9		16.4	0.626		0.645	
L7	9		9.3	0.354		0.366	
Ø	3		3.2	0.118		0.126	



TO-247 MECHANICAL DATA

DIM	mm.			inch		
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.85		5.15	0.19		0.20
D	2.20		2.60	0.08		0.10
Е	0.40		0.80	0.015		0.03
F	1		1.40	0.04		0.05
F1		3			0.11	
F2		2			0.07	
F3	2		2.40	0.07		0.09
F4	3		3.40	0.11		0.13
G		10.90			0.43	
Н	15.45		15.75	0.60		0.62
L	19.85		20.15	0.78		0.79
L1	3.70		4.30	0.14		0.17
L2		18.50			0.72	
L3	14.20		14.80	0.56		0.58
L4		34.60			1.36	
L5		5.50			0.21	
М	2		3	0.07		0.11
V		5°			5°	
V2		60°			60°	
Dia	3.55		3.65	0.14		0.143



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com